blob: 834ca0bb84226aea8a3e027f8e5729920c19bfce (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
|
# HOW TO EDIT THIS FILE:
# The "handy ruler" below makes it easier to edit a package description.
# Line up the first '|' above the ':' following the base package name, and
# the '|' on the right side marks the last column you can put a character in.
# You must make exactly 11 lines for the formatting to be correct. It's also
# customary to leave one space after the ':' except on otherwise blank lines.
|-----handy-ruler------------------------------------------------------|
yosys: yosys (A framework for Verilog RTL synthesis)
yosys:
yosys:
yosys:
yosys: Yosys is a framework for Verilog RTL synthesis. It currently has
yosys: extensive Verilog-2005 support and provides a basic set of synthesis
yosys: algorithms for various application domains.
yosys:
yosys:
yosys:
yosys:
|
