blob: 06f8f88d795e902ce673b113eb8812885f794bf5 (
plain)
1
2
3
4
5
6
|
ADMS is a code generator for the Verilog-AMS language
ADMS is a code generator that converts electrical compact device models specified
in high-level description language into ready-to-compile C code for the API of spice
simulators. Based on transformations specified in XML language, ADMS transforms
Verilog-AMS code into other target languages.
|
